Home 
How Blumble Works 
Search Algorithm 
Your Privacy 
About 
Facebook
Twitter
Blog
Synopsys
Synopsys.com is a global technology company that offers electronic design automation (EDA) software and intellectual property (IP) for the semiconductor and electronics industries. The company has a broad range of solutions including design tools, verification solutions, silicon intellectual property, and software security and quality. Synopsys.com's products are used by semiconductor design engineers, software developers, and system architects, enabling them to design, verify, and integrate advanced electronic systems. The website features information on the company's products, services, and solutions, and provides resources and customer support. Synopsys.com is committed to innovation and creating market-leading solutions that help their customers accelerate the development of secure and reliable electronic products.
Upload grades and payment receipts directly to Edcor for payment. The portal also allows you to track your benefit limit and application activity and, if necessary, appeal decisions.benefits.synopsys.comSynopsys has partnered with Edcor Data Services to provide a comprehensive web-based solution for managing the expense-reimbursement process.
Issues New! Got it! The initiative will also be driven in collaboration with high profile VC firm, Mayfield, in order to further resource and help guide some of these exciting fledgling companies.forbes.comSynopsys Cloud was announced in partnership with Microsoft’s Azure cloud computing platform, with optimized infrastructure, management and maintenance by Synopsys.
» Next: Q&A with Liz Saucedo, HR Program… » Chip designers design, schedule, and run a specific EDA job based on where they are in the design cycle and their power, performance, and area (PPA) goals.blogs.synopsys.comSynopsys Cloud will automatically scale the EDA software based on the elastic cloud scale infrastructure enabled by the designer for this specific job.
-
EncryptedSite is Encrypted
-
CountryHosted in United States
-
CitySunnyvale, California
-
Latitude\Longitude37.3688 / -122.036 Google Map
-
Traffic rank#10,308 Site Rank
-
Site age35 yrs old
-
Site Owner informationWhois info
Website is Safe
Site is not blacklisted
-
Stock priceSNPS,SNPS,SNPS,(NASDAQ),325.89 USD,325.89 USD,325.89 USD,,+1.62 (0.5%)
-
Traded asNasdaq,:,SNPS,NASDAQ-100,component,S&P 500,component
-
Founded1986 in,Research Triangle Park,, North Carolina.
-
FoundersDavid Gregory,Aart de Geus
-
HeadquartersMountain View, California,, U.S.
-
Key peopleAart de Geus,(,Chairman,&,CEO,),Sassine Ghazi,(,President,&,COO,)
-
Number of employees16,361 (2021)
-
RevenueUS$,4.2 billion (2021)
Traffic rank
#10,308
#10,308
Site age
35 yrs
35 yrs
Location
United States
United States
Popular Questions for Synopsys
Newest job postings for Synopsys
via LinkedIn
posted_at: 12 hours agoschedule_type: Full-time
Our Silicon Design & Verification business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their... project schedules.
We’re looking for Physical
Our Silicon Design & Verification business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their... project schedules.
We’re looking for Physical Design Specialist (PDS) to join the team.
Does this sound like a good role for you?
In This Role You Would Be
The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects. PDS are expected to possess Place & Route (physical) , Synthesis (logical and physical), STA experience and knowledge. PDS AEs are expected to be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques. Additional knowledge of RTL Coding, Synthesis, Equivalency check, Constraints (timing & Power) is preferable.
In addition, PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2). Development time will be spent gaining expertise in additional, or specialization tools, broadening focus from product emphasis to methodology, sharpening Account Management skills, and learning to leverage success.
PDS AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities. Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management. PDS AEs must be able to interact effectively with end-users at customer sites, as well as first level managers. PDS AEs also participate in account planning, where they work as part of the account team to develop the Synopsys solution to customer problems by bringing their understanding of customers' needs and issues.
Key Qualifications
Design experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)
RTL to GDSII full flow experience or knowledge is preferable
Strong interest and understanding of Advanced Node & Design methodologies are required.
Deep Synopsys Back end tool (Logical and Physical Synthesis, Timing Closure techniques, Macro Placement, Routing at advanced Node , Static Timing Analysis, including noise analysis) experience and knowledge are required.
Excellent verbal and written presentation/communication skills are mandatory.
Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.
Preferred Experience
BSEE or equivalent, required with 2+ years of experience, or MSEE, or equivalent with 1+ years of experience.
Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus)
Tool knowledge (preferred) : front end Synthesis tools (Fusion Compiler, Design Compiler, Genus),
Tool knowledge (preferred): STA (Primetime, Tempus),
The base salary range across the U.S. for this role is between $81,000-$141,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request Show more details...
We’re looking for Physical Design Specialist (PDS) to join the team.
Does this sound like a good role for you?
In This Role You Would Be
The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects. PDS are expected to possess Place & Route (physical) , Synthesis (logical and physical), STA experience and knowledge. PDS AEs are expected to be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques. Additional knowledge of RTL Coding, Synthesis, Equivalency check, Constraints (timing & Power) is preferable.
In addition, PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2). Development time will be spent gaining expertise in additional, or specialization tools, broadening focus from product emphasis to methodology, sharpening Account Management skills, and learning to leverage success.
PDS AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities. Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management. PDS AEs must be able to interact effectively with end-users at customer sites, as well as first level managers. PDS AEs also participate in account planning, where they work as part of the account team to develop the Synopsys solution to customer problems by bringing their understanding of customers' needs and issues.
Key Qualifications
Design experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)
RTL to GDSII full flow experience or knowledge is preferable
Strong interest and understanding of Advanced Node & Design methodologies are required.
Deep Synopsys Back end tool (Logical and Physical Synthesis, Timing Closure techniques, Macro Placement, Routing at advanced Node , Static Timing Analysis, including noise analysis) experience and knowledge are required.
Excellent verbal and written presentation/communication skills are mandatory.
Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.
Preferred Experience
BSEE or equivalent, required with 2+ years of experience, or MSEE, or equivalent with 1+ years of experience.
Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus)
Tool knowledge (preferred) : front end Synthesis tools (Fusion Compiler, Design Compiler, Genus),
Tool knowledge (preferred): STA (Primetime, Tempus),
The base salary range across the U.S. for this role is between $81,000-$141,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request Show more details...
via Glassdoor
posted_at: 2 days agoschedule_type: Full-timesalary: 81K–141K a year
44033BR
USA - Oregon - Hillsboro...
Job Description and Requirements
Our Silicon Design & Verification business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating
44033BR
USA - Oregon - Hillsboro...
Job Description and Requirements
Our Silicon Design & Verification business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their project schedules.
We’re looking for Physical Design Specialist (PDS) to join the team.
Does this sound like a good role for you?
In this role you would be :
The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects. PDS are expected to possess Place & Route (physical) , Synthesis (logical and physical), STA experience and knowledge. PDS AEs are expected to be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques. Additional knowledge of RTL Coding, Synthesis, Equivalency check, Constraints (timing & Power) is preferable.
In addition, PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2). Development time will be spent gaining expertise in additional, or specialization tools, broadening focus from product emphasis to methodology, sharpening Account Management skills, and learning to leverage success.
PDS AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities. Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management. PDS AEs must be able to interact effectively with end-users at customer sites, as well as first level managers. PDS AEs also participate in account planning, where they work as part of the account team to develop the Synopsys solution to customer problems by bringing their understanding of customers' needs and issues.
Key Qualifications:
Design experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)
RTL to GDSII full flow experience or knowledge is preferable
Strong interest and understanding of Advanced Node & Design methodologies are required.
Deep Synopsys Back end tool (Logical and Physical Synthesis, Timing Closure techniques, Macro Placement, Routing at advanced Node , Static Timing Analysis, including noise analysis) experience and knowledge are required.
Excellent verbal and written presentation/communication skills are mandatory.
Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.
Preferred Experience:
BSEE or equivalent, required with 2+ years of experience, or MSEE, or equivalent with 1+ years of experience.
Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus)
Tool knowledge (preferred) : front end Synthesis tools (Fusion Compiler, Design Compiler, Genus),
Tool knowledge (preferred): STA (Primetime, Tempus),
The base salary range across the U.S. for this role is between $81,000-$141,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.
Job Category
Engineering
Country
United States
Job Subcategory
Applications Engineering
Hire Type
Employee
Base Salary Range
$81,000-$141,000 Show more details...
USA - Oregon - Hillsboro...
Job Description and Requirements
Our Silicon Design & Verification business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their project schedules.
We’re looking for Physical Design Specialist (PDS) to join the team.
Does this sound like a good role for you?
In this role you would be :
The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects. PDS are expected to possess Place & Route (physical) , Synthesis (logical and physical), STA experience and knowledge. PDS AEs are expected to be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques. Additional knowledge of RTL Coding, Synthesis, Equivalency check, Constraints (timing & Power) is preferable.
In addition, PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using Synopsys Full RTL-to-GDSII solution (Fusion Compiler / IC Compiler II/ICC2). Development time will be spent gaining expertise in additional, or specialization tools, broadening focus from product emphasis to methodology, sharpening Account Management skills, and learning to leverage success.
PDS AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities. Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management. PDS AEs must be able to interact effectively with end-users at customer sites, as well as first level managers. PDS AEs also participate in account planning, where they work as part of the account team to develop the Synopsys solution to customer problems by bringing their understanding of customers' needs and issues.
Key Qualifications:
Design experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing)
RTL to GDSII full flow experience or knowledge is preferable
Strong interest and understanding of Advanced Node & Design methodologies are required.
Deep Synopsys Back end tool (Logical and Physical Synthesis, Timing Closure techniques, Macro Placement, Routing at advanced Node , Static Timing Analysis, including noise analysis) experience and knowledge are required.
Excellent verbal and written presentation/communication skills are mandatory.
Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.
Preferred Experience:
BSEE or equivalent, required with 2+ years of experience, or MSEE, or equivalent with 1+ years of experience.
Tool knowledge expected: Back end P&R tools (Fusion Compiler, ICC2, Innovus)
Tool knowledge (preferred) : front end Synthesis tools (Fusion Compiler, Design Compiler, Genus),
Tool knowledge (preferred): STA (Primetime, Tempus),
The base salary range across the U.S. for this role is between $81,000-$141,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.
Job Category
Engineering
Country
United States
Job Subcategory
Applications Engineering
Hire Type
Employee
Base Salary Range
$81,000-$141,000 Show more details...
via LinkedIn
posted_at: 2 days agoschedule_type: Full-time
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to... meet you.
Please note - we are looking for
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to... meet you.
Please note - we are looking for a qualified engineer with experience in Library Characterization to include: SiliconSmart, PrimeLib, Liberate NanoTime, and Library Compiler;
Provide technical and engineering expertise to support and improve usability, applicability, and adoption of PrimeLib library characterization product. Participate in technical benchmarks, methodology presentations, and demos to articulate the advantage of PrimeLib library characterization solution. Drive product improvements by bringing customer input into Synopsys R&D. Set up customer relationship management and help increase product usage. Train junior Applications Engineers.
Domestic travel required up to 20%. 40 hours per week.
Job Requirements: Requires Master’s degree in Computer Science, Computer Engineering, Electrical/Electronic Engineering, or a related field and 2 years of experience developing and supporting EDA products. This position also requires experience in:
1) Industry-standard tools SiliconSmart, PrimeLib, Liberate NanoTime, Library Compiler;
2) SiliconSmart/NCX, Tempus, PrimeTime, Tweaker, PrimeECO, or PrimePower;
3) Spice tools: PrimeSim, Hspice, Eldo, Spectre, or Finesim;
4) Scripting languages: Unix Shell, Perl, or TCL.
5) Good communication skills and customer support experiences
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
The base salary range across the U.S. for this role is between $106,000-$185,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request Show more details...
Please note - we are looking for a qualified engineer with experience in Library Characterization to include: SiliconSmart, PrimeLib, Liberate NanoTime, and Library Compiler;
Provide technical and engineering expertise to support and improve usability, applicability, and adoption of PrimeLib library characterization product. Participate in technical benchmarks, methodology presentations, and demos to articulate the advantage of PrimeLib library characterization solution. Drive product improvements by bringing customer input into Synopsys R&D. Set up customer relationship management and help increase product usage. Train junior Applications Engineers.
Domestic travel required up to 20%. 40 hours per week.
Job Requirements: Requires Master’s degree in Computer Science, Computer Engineering, Electrical/Electronic Engineering, or a related field and 2 years of experience developing and supporting EDA products. This position also requires experience in:
1) Industry-standard tools SiliconSmart, PrimeLib, Liberate NanoTime, Library Compiler;
2) SiliconSmart/NCX, Tempus, PrimeTime, Tweaker, PrimeECO, or PrimePower;
3) Spice tools: PrimeSim, Hspice, Eldo, Spectre, or Finesim;
4) Scripting languages: Unix Shell, Perl, or TCL.
5) Good communication skills and customer support experiences
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
The base salary range across the U.S. for this role is between $106,000-$185,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request Show more details...
Search trends for Synopsys
Norton safe Web